Double output hard Multiple Generator (HMG) for modulo $2^n+1$ Multiplier

A. Rosi, P. Arun Kumar, R. Seshasayanan

Department of Electronics and Communication, college of engineering, Guindy, Chennai, India

**ABSTRACT**

In this paper a novel double output Hard Multiple Generator (HMG) architecture has been proposed for modulo $2n+1$. Hard Multiple Generator (HMG) is used to generate $|3X|m$ in modulo multiplication that are based on radix8 booth encoding. Radix 8 booth encoding consists of +3 called as hard multiple. In modulo $2n+1$ we need to generate $|3X+2|$. Generating this $|3X+2|$ hard multiple is tedious because the multiplicand has to be added thrice and to be added with 2. The proposed modulo $2n+1$ double output HMG generates double output i.e $2n/2$ or $n$ bit output in n bit HMG architecture, where n is the bit width of the modulo multiplier. To develop double output modulo $2n+1$ multiplier, the first and foremost is to develop twin output HMG. Considering this we have developed twin output HMG. Normally in ASIC environment to get n and $2n/2$ modulo output we need n and n/2 bit HMG architecture. But in proposed double output HMG n bit architecture is sufficient to do it. This leads to area and power efficient HMG architecture. Area reduction of 33% is achieved for $2n+1$ double output HMG. Power reduction of 36% is achieved for modulo $2n+1$ double output HMG when compared with $2n+1$ HMG in Normal Twin Logic(NTL). All our evaluations are made under cadence environment of 180nm.

**INTRODUCTION**

Modulo arithmetic such as modulo addition, modulo multiplication are widely used in digital computing systems. Arithmetic modulo $2^n+1$ is commonly referred in Residue Number Systems (RNS) (N.Szabo et al., 1967), (M.A Soderstrand et al., 1986),( P.V Ananda mohan et al., 2002), (A.Omandi et al., 2007). It has been used for the design of RNS processors, FIR filters, cryptography etc. High speed modulo multipliers using Booth encoding which reduces the number of partial products have been proposed in (R. Zimmermann et al., 1999), (C. Efstathiou et al., 2004). In booth encoding technique the numbers of partial product rows are reduced which reduces the hardware. By increasing the radix beyond four even greater reduction in power and area are met (B. S. Cherkauer et al., 1997), (P. M. Siedel et al., 2005).

The bottleneck found in radix8 booth encoding technique is the generation of hard multiple $[3X]_m$ involves in modulo addition of X and 2X which results in long carry propagation delay. Basically RNS applications consider three moduli sets {$2^n, 2^{n-1}, 2^n+1$} and the execution delay here is calculated by $2^n+1$ channel because it has to deal with (n+1) bit wide operands. This problem is overwhelmed by diminished -1 representation introduced by (Leibowitz 1976). In diminished-1 number system each number X is represented by $X' = X-1$ and representation of 0 is treated in special way.

Diminished-1 representation of modulo adders for conventional CLA adders and parallel prefix are presented in (H.T. Vergos et al., 2002). Efficient parallel prefix modulo $2^n+1$ adder in diminished-1 representation is presented in(R. Muralidharan et al., 2010). Here carry equations are reformulated by considering modulo $2^n+1$ addition of X and 2X independently. This is done by number of theoretical properties of modulo arithmetic. These parallel prefix adders to generates hard multiple in modulo $2^n+1$ multiplication consists of three stages pre processing, prefix computation and post processing operations.

In (Ramya Muralidharan et al., 2012) modified prefix operators are used in HMG architecture of modulo $2^n+1$ adder which reduces the number of gates and thereby even reduction in hardware of parallel prefix adders is met. We aim at obtaining double output HMG in these parallel prefix modulo $2^n+1$ adders. In this paper novel twin $2^n + 1$ hard multiple generator for computing $|3X+2|_m$ for modulo $2^n + 1$ are proposed. The addition of X and 2X are computed by using the customized parallel
prefix binary adder as proposed in (Ramya Muralidharan et al., 2012). The proposed double output HMG yields n and n/2 bit output in n bit architecture. This leads to hardware reusability thereby reduction in area and power is achieved in proposed double output HMG.

**Existing 2\(^n\)+1 HMG:**

A modulo 2\(^n\)+1 addition of two diminished-1 represented operands, A and B, equivalent to an n-bit addition of A and B with \(C_{\text{out}}\), i.e.,

\[
\{S+1\}_m = |A + B + C_{\text{out}}| \quad 2^n
\]

(1)

Where \(C_{\text{out}}\) is the carry output from the addition of A and B. As \(C_{\text{out}}\) is added to the sum of A and B at the LSB position, modulo 2\(^n\)+1 addition is commonly referred to as complementary end around carry (CEAC) addition.

This 2\(^n\)+1 modulo adder can be implemented by a parallel-prefix structure with three operator stages, namely pre-processing, prefix-computation and post-processing as illustrated in fig1, 2 & 3.

![Image](86x422 to 274x515)

**Fig.1:** Preprocessing operator of HMG.

\[
c_i = (g_i \cdot p_i) \cdot \ldots \cdot (g_0 \cdot p_0) \cdot (g_{n-1} \cdot p_{n-1}) \cdot (g_{i+1} \cdot p_{i+1})
\]

(3)

For modulo 2\(^n\)+1 HMG, the addends are expressed as \(X = \sum_{i=0}^{n-1} x_i \cdot 2^i\) and CCLS(X, 1)

\[
= \sum_{i=0}^{n-2} x_i \cdot 2^i + x_{n-1} \cdot 2^0
\]

in order to utilize the bit correlation between them.

By Property 3 of (Ramya Muralidharan et al., 2012),

\[
\{2 \cdot X\}_m = CCLS(X, 1) - 1
\]

(4)

As per the definition of modulo 2\(^n\)+1 addition described in equation (1) & (4), the sum of X and CCLS(X, 1) is given by

\[
p_0 \cdot \bar{p}_{n-1} = (x_0 + \bar{x}_{n-1}) (x_{n-1} + x_{n-2}) = \bar{p}_{n-1}
\]

(6)

\[
p_i \cdot \bar{g}_i = \left\{ \begin{array}{l}
(x_1 + x_0) \cdot (x_0 + \bar{x}_{n-1}) = (x_0 \cdot \bar{x}_{n-1}) = g_0 \\
(x_i + x_{i-1}) \cdot (x_{i-1} + x_{i-2}) = (x_{i-1} \cdot x_{i-2}) = g_{i-1}
\end{array} \right.
\]

(7)

Using Property 6(Ramya Muralidharan et al., 2012), the number of modified generate-propagate bit pairs\((g^*, p^*)\) explained in eq(8) of prefix computation in modulo 2\(^n\)+1 HMG is reduced to only n/2

\[
c_i = (\langle g_i, p_i \rangle \cdot \langle g_{i-2}, p_{i-2} \rangle \ldots \cdot (g_0, p_0) \cdot (g_{n-2}, p_{n-2}) \ldots (g_{i+2}, p_{i+2})
\]

for even \(i\)

\[
c_i = (\langle g_i, p_i \rangle \cdot (g_{i-2}, p_{i-2}) \ldots \cdot (g_0, p_0) \cdot (g_{n-2}, p_{n-2}) \ldots (g_{i+2}, p_{i+2})
\]

for odd \(i\)

(8)

**Fig.2:** Prefix operator of HMG.

The pre-processing stage computes generate \((g_i)\), propagate \((p_i)\) and half-sum \((h_i)\) bits using the eq (2) for \(i = 0\) to \(n - 1\).

\[
g_i = a_i \cdot b_i
\]

\[
p_i = a_i + b_i
\]

\[
h_i = a_i \oplus b_i
\]

(2)

**Fig.3:** Post processing operator of HMG.

In the prefix computation stage the carry bits \(c_i\) for CEAC addition, is computed by using prefix operator \((\cdot)\) on \((g_i, p_i)\) for \(i = 0\) to \(n - 1\) as given by eq(3) and explained in (H. T. Vergos, C. Efstathiou et al., 2002) (H.T.Vergosand ,C.Efstathiou et al., 2009)

\[
|X + 2 \cdot X + 1 + 1|_m = |3X + 2|_m
\]

(5)

The hard multiple is generated along with a constant bias of 2. Instead of removing this constant bias from the sum, which will increase the critical path delay of the HMG, it is merged into the modified partial products, as detailed in the following section.

For addition of X and CCLS(X, 1) as per property 6 of (Ramya Muralidharan et al., 2012)
Eq(8) is implemented with two identical prefix operators to generate \((g'_i, p'_i)\) and \((\tilde{g}'_i, \tilde{p}'_i)\) which is explained in (Ramya Muralidharan et al., 2010). The number of such dual prefix operators required in each prefix level \(1 \leq l \leq \lfloor \log_2 n \rfloor - 1\), given by \(n - 2^l + 1\). In order to eliminate the implementation area and interconnects of the dual prefix operators, a modified prefix operator that computes \((g'_i, p'_i) \cdot (\tilde{g}'_i, \tilde{p}'_i)\) as well as \((\tilde{g}'_i, \tilde{p}'_i) \cdot (g'_i, p'_i)\) from the inputs, \((g'_i, p'_i)\) and \((\tilde{g}'_i, \tilde{p}'_i)\), using fewer number of logic gates is proposed in (Ramya Muralidharan et al., 2012) which is portrait in fig. 4.

\[ g'_i \cdot p'_i = g'_i \quad \text{and} \quad \tilde{g}'_i \cdot \tilde{p}'_i = \tilde{p}'_i \]  

(9)

Finally in the post processing stage each operator ◊ computes a sum bit, \(s_i\), by the XOR of \(h_i\) from the pre-processing stage and \(c_{i-1}\) from the prefix-computation stage. All the above changes in carry equation are implemented in fig. 5.

**Proposed Double Output HMG (DO-HMG):**

In designing modulo \(2^4+1\) DO-HMG \(2^4+1\) multiplier, it is necessary to get HMG output for \(n\) bit and \(n/2\) bit multiplication. To perform this we have included multiplexers in the HMG architecture proposed in (Ramya Muralidharan et al., 2012) to select appropriate signals for \(n\) and \(n/2\) bit operation. Simple logic only involves multiplexers in the HMG architecture which selects the signals for \(n\) and \(n/2\) bit operation. We have proposed double output HMG architecture to get hard multiple (+/- 3x +2) for \(n\) bit and two (LSB and MSB) \(n/2\) bit operation as portrait in fig 6. To obtain \(n/2\) bit output in HMG, the \(n\) bit inputs of HMG \((X_0\) to \(X_{n-1}\)) are divided equally i.e 0 to \(X_{n/2-1}\) and \(X_{n/2}\) to \(X_{n-1}\) called as HMG LSB part and MSB part and hard multiple is generated for each part. In fig. 6 dual HMG output has been derived for \(n=16\). HMG uses the parallel adder (Ramya Muralidharan et al., 2012) structure to generate \(3x+2\) for \(2^4+1\). Signals from \(h_0\) to \(h_{15}\) in the architecture (fig. 6) is the HMG output for \(n\) bit multiplication. Whereas for \(n/2\) bit multiplication, the two 8 bit output of HMG are taken from \(h_0\) to \(h_7\) and \(h_8\) to \(h_{15}\). HMG has three stages pre processing(rectangle- ■), prefix computation(●) and post processing(diagonal- ◊). In the following explanation we have referred the pre processing as rectangle, prefix computation as circle and post processing as diagonal. The changes to be made in existing HMG architecture (fig. 5) for \(n=16\) to obtain \(n/2\) output are as follows. And all the changes described below are shown in fig. 6.
Changes in $2^n+1$ HMG:

First step in obtaining double output HMG is to make changes in the input pattern of pre-processing stage. For $n/2$ bit operation the complementary circular left shift operation has to be made between multiplicand $x_0$ to $x_7$ (LSB part) and $x_8$ to $x_{15}$ (MSB part). So the changes in the inputs to pre-processing stage for first $n/2$ bit operation (LSB part) are to be made at first two columns i.e. 0th and 1st rectangle. In 0th rectangle for $n$ bit operation ($n=16$) the inputs are $x_0$(not $x_{15}$), (not $x_{14}$) whereas for $n/2$ bit operation ($LSB$ part) inputs will be $x_0$(not $x_7$), (not $x_6$) because $n=8$ for $n/2$ bit operation which is illustrated in fig.6. Likewise in 1st rectangle inputs for $n$ bit operation are $x_1$, $x_0$(not $x_{15}$) whereas for $n/2$ bit operation which is illustrated in fig.6. Likewise in 1st rectangle ($n$) and propagate ($p_0,p_1$) is performed. So three levels (three rows) of input changes to be made in the corresponding rectangle are given by the following equation.

\[ \text{Rec} = \text{((n/2-2) + n - (n-(n/2)-1))} \]  

Eq(10) shows that in 8th and 9th rectangle the changes are to be made in its input. In 8th rectangle the inputs are $x_8,x_7,x_6$ for $n$ bit and this has to be altered as $x_8$(not $x_{15}$),(not $x_{14}$) for $n/2$ bit operation in RHS side.

Usually carry is complemented added in the LSB position for modulo $2^n+1$ addition called as CEAC addition. While performing $n$ bit operation in HMG, the inputs of the first two circle($c_0,c_1$) of first level (row) is $g_{14}, p_{14}$ and $g_{15}, p_{15}$ which are obtained from $n-1(15^{th})$ and $n-2(14^{th})$ rectangle. This input will change if the HMG is performing $n/2$ operation because CEAC addition will vary for $n$ and $n/2$ bit operation.

In the first row of the circle we use the twin circle ($c_4, c_5, c_6, c_7$) as shown in fig.6. Because for $n/2$ bit operation in LHS side of modulo $2^n+1$ HMG we need to generate the pair wise swapped and complemented generate, propagate signals ($\bar{g}_i^r, \bar{g}_i^l$) as per eq(8). Here modified prefix operator can not be used in twin circle places because for $n$ bit operation the signal generation will be different i.e. HMG has to generate only ($g_i, p_i$). End around carry addition is performed with these signals called as complementary end around carry addition (CEAC). In circles such as $c_{12}, c_{13}, c_{14}, c_{15}$ we use modified circle$^i$ (\(\square\)) as explained in [12] which is same as twin circle but it has less number of gates and it always produce normal circle, pair wise swapped and complemented output. In second row, the twin Circles $c_4$ to $c_{11}$ and modified circle $c_{12}$ to $c_{15}$ is used to generate CEAC for $n/2$ and $n$ bit operation.

Eq(8) explain the circle operation and with this as base first $n/2$ output ($h_0$ to $h_7$) i.e. LSB part, the inputs for first two circle($c_0,c_1$) of first row will be generate ($g_{0}, g_{1}$) and propagate ($p_{0}, p_{1}$) which is from pre-processing stage(rectangle) 0th , 1-15th and 2-14th rectangle. But for $n/2$ bit LSB operation where $n=8$ $c_{0}, c_{1}$ circle inputs should be from $n/2$-2 (6th) and $n/2$-1 (7th) rectangle and these signals act as CEAC which is represented as dotted line in fig.6. The dotted line denotes the signal for $n/2$ bit operation. Therefore first two circles of first row is employed with multiplexers to select corresponding g.p for $n$ and $n/2$ bit operation.

Likewise the changes are made in the first row of circle in the RHS side to obtain second $n/2$ output ($h_8$ to $h_{15}$). Here HMG is performed between the multiplicand $x_8$ to $x_{15}$. $C_7$ and $c_8$ will be considered as first two circles for obtaining second $n/2$ bit output. Usually propagate and generate signals for $c_7$ and $c_8$ in first level of prefix computation for $n$ bit operation is from ($n/2$ -1) (7th) and ($n/2$ -2) (6th) rectangle. But these signals will be from $n-2$ (14th) and $n-1$ (15th) rectangle and CEAC is performed.

[Log].-1 levels of prefix computation is performed. So three levels (three rows) of computation is performed for $n=16$ whereas only two
levels is needed for n=8. In second level of prefix computation four CEAC of first row is added to the LSB part of second level. For n bit operation i.e. when n=16 c12, c13, c14 and c15 output of first row is fed as inputs to second row circles of c0, c1, c2 and c3. For LSB part n/2 operation c4, c5, c6, c7 are CEAC of first level will be the input to c0, c1, c2, c3 of second level. The selection of inputs for n and n/2 are made by multiplexers. Likewise for MSB part n/2 operation CEAC such as c12, c13, c14 and c15 of first level will be the input to c8, c9, c10 and c11 of second level. Now the outputs of second level is directly passed to the post processing(diagonal) stage bypassing the third level which is only necessary for n bit operation.

Diagonal will generate the sum bit(s) by performing XOR of hi and ci-1 as portrait in fig.4. For n bit operation ci-1 will be the third level outputs of prefix computation. Whereas for n/2 bit operation it will be the second level outputs.

For n bit operation the nth bit is complemented and is XOR with lsb of half sum for CEAC. Likewise for n/2 bit operation (n/2 -1) bit and n bit carry is complemented and is xor with corresponding lsb and n/2 bit of half sum bit for CEAC.

The dotted line in the diagram represents the routing for n/2 operation. For n/2 bit operation h0 to h7 will be the HMG output of LSB part and h8 to h15 will be the HMG output for MSB part.

**RESULTS AND DISCUSSIONS**

The generation of \([3X + 2]_m\) called Hard Multiple Generation is the bottleneck operation in the radix-8 booth encoding \(2^n + 1\) modulo multipliers. In this paper, we have proposed double output HMG which yields n and n/2 bit output in n bit architecture.

### Table 1: NTL vs PTL for modulo \(2^n + 1\) modulo HMG

<table>
<thead>
<tr>
<th>S.NO</th>
<th>Bit Width</th>
<th>Area (µm²)</th>
<th>Power(nW)</th>
<th>Delay (ps)</th>
<th>Power Delay (µm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>16(one 16 + one 8)</td>
<td>628</td>
<td>2087160.356</td>
<td>215</td>
<td>455873952</td>
</tr>
<tr>
<td>2</td>
<td>64(one 64 + one 32)</td>
<td>1355</td>
<td>4643486.435</td>
<td>567</td>
<td>26328568</td>
</tr>
<tr>
<td>3</td>
<td>256(one 256 + one 128)</td>
<td>2049</td>
<td>9416974.21</td>
<td>1082</td>
<td>92956</td>
</tr>
</tbody>
</table>

### Table 2: NTL vs PTL for modulo \(2^n + 1\) modulo HMG

<table>
<thead>
<tr>
<th>S.NO</th>
<th>Bit Width</th>
<th>Normal Twin Logic(NTL)</th>
<th>Proposed Twin Logic(PTL)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>2n+1 HMG</td>
<td>■</td>
<td>●</td>
</tr>
<tr>
<td>1</td>
<td>16(one 16 + one 8)</td>
<td>24</td>
<td>48</td>
</tr>
<tr>
<td>2</td>
<td>64(one 64 + one 32)</td>
<td>96</td>
<td>360</td>
</tr>
<tr>
<td>3</td>
<td>256(one 256 + one 128)</td>
<td>384</td>
<td>2184</td>
</tr>
</tbody>
</table>

**Area:**

The total area for proposed twin and normal twin HMG is tabulated in table 1. According to (11) the area has been calculated for NTL HMG. The total area occupied for the double(twin) output modulo \(2^n + 1\) HMG depends on the pre processing operator, prefix computation operator, modified prefix computation operator and post processing operator. Proposed DO-HMG in PTL produces hard multiple for n and two n/2 bit operation with lesser area than NTL. Total pre-processing operator (■), prefix computation operator (●) and post processing operator (◊) required for NTL will be the total operators required for n/2 bit HMG architecture and n bit HMG architecture. Compare to this our proposed DO-HMG yields less area and is tabulated in table 1. For n=16, \(2^n + 1\) HMG in NTL requires 32 pre processing operator, 60 prefix computation operator, 20 modified prefix computation operator and 32 post processing operation. Whereas our proposed DO-HMG requires 16 pre and post processing operators. And 52 prefix computation...
operators and 8 modified prefix computation operators as shown in table 2. XOR gate is involved in the pre and post processing operator. By reducing these operators to half in DO-HMG the overall area for HMG in PTL is reduced. Though muxes are involved in DO-HMG for routing in n and n/2 bit operations its area is still lesser than HMG in NTL. The Number of operators are reduced in the PTL leads to Area reduction in TWIN HMG. The area reduction of about 33% is achieved in our PTL for 2n+1 HMG which is tabulated in table 1. fig.7 shows the area improvement for our PTL compare to NTL.

![Area comparision between NTL and PTL](image)

**Fig. 7:** Area comparision between NTL and PTL.

**Power:**

NTL power tabulated in table 1 is taken from individual modulo 2^n+1 HMG architecture of n and n/2 bit. Eq(11) explains this concept. The individual power of n and n/2 bit modulo 2n+1 HMG is added and we consider this power as NTL power. We have considered the power in this manner because there is no single architecture to perform n and n/2 bit operation. In contrast to this our PTL modulo 2^n+1 HMG offers n and n/2 bit operation in single n bit architecture. Compared to NTL reduction in power in PTL modulo 2n + 1 HMG is about 36% this has been validated for n=16, 64,256 as portrait in fig.8.

![Power comparision between NTL and PTL](image)

**Fig. 8:** Power comparision between NTL and PTL.

**Delay:**

Another important parameter to be considered is the delay. The area and power calculation for normal twin logic is calculated by addition of area and power utilised for two n/2 bit modulo HMG and a n bit modulo HMG. Since there is no single modulo HMG architecture to obtain n and n/2 bit output we have calculated area and power in this manner for NTL. Whereas the delay value for NTL will be the n bit delay. In our PTL the n and n/2 bit HMG are achieved in single architecture. Though we have achieved better area and power in PTL, the n/2 bit computation is achieved in n bit delay. But the power delay product for PTL is less compare to the NTL a
tabulated in table.1. Graphical analysis of power-delay product is shown in Fig.9. So our proposed
design is very much efficient compare to the NTL.

**Fig. 9:** Power-Delay comparision between NTL and PTL.

**Conclusion:**

We have designed modulo $2^n+1$ DO-HMG architecture which yields n and n/2 bit HMG output in n bit architecture. And this proposed architecture is obtained by making wise changes in the existing HMG architecture reported in (Ramya Muralidharan, 2012). Since hardware reusability is met in our proposed DO-HMG, the reduction in area of about 33% is achieved compare to NTL logic. Power reduction of about 36% is achieved. Delay will be the n bit architecture delay.

**REFERENCES**


